

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

SECTION III  
GRAPHICS GENERATION SOFTWARE

The graphics generation process is structured on three levels of software. A typical application will use routines from all three levels. These are the chip driver level, the table level and the object level. Figure 3-1 shows the program flow, software structure and its relationship with the outside world.

3.1 Chip Driver Level

The graphics hardware consists of the VDP and 16K VRAM. The VDP has eight write-only control registers and one read-only status register. The chip driver level software interfaces with the VDP registers and VRAM through the VDP. For detailed configuration of the registers, refer to the TMS 9928A VDP Data Manual.

The chip driver level software consists of six subroutines:

1 READ\_VRAM, WRITE\_VRAM, READ\_REGISTER, WRITE\_REGISTER,  
2 FILL\_VRAM and MODE\_1. The first five routines allow  
3 programs to access the VDP registers and transfer  
4 information to and from VRAM blocks. The sixth routine,  
5 MODE\_1, initializes the VDP into a standard  
6 configuration.  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26




Figure 3-1  
OS Graphics Software/VDP Interface

1

2 3.1.1. READ\_VRAM

3

4

Calling Sequence:

5

6

LD HL, BUFFER

7

LD DE, SRCE

8

LD BC, COUNT

9

CALL READ\_VRAM

10

11

Description:

12

13

READ\_VRAM reads COUNT bytes from VRAM starting at SRCE  
and puts them in BUFFER.

14

15

16

Parameters:

17

18

BUFFER

This is the starting address of a  
CRAM buffer which is to receive  
the data read from VRAM.

19

20

21

22

SRCE

VRAM starting address to be read  
from.

23

24

25

26

27

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

COUNT

Number of bytes to be read from  
VRAM.

Side Effects:

- Destroys AF, BC, DE and HL.
- Cancels any previously initiated VDP operations.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.1.2 WRITE\_VRAM

Calling Sequence:

```
LD    HL, BUFFER
LD    DE, DEST
LD    BC, COUNT
CALL  WRITE_VRAM
```

Description:

WRITE\_VRAM takes COUNT bytes from BUFFER and sends them through the VDP to VRAM. The starting address in VRAM for the write operation is given as DEST.

Parameters:

**BUFFER** This is the starting address of a buffer where data to be sent to the VDP is located.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

DEST

This is the VRAM address where the data is to be sent.

COUNT

This is the number of bytes that are to be transferred to VRAM. Count should be either less than 256 (100H) or even multiples of 256. (Ref. ColecoVision Bulletin No. 0002).

Side Effects:

- Destroys AF, BC, DE and HL.
- Cancels any previously initiated VDP operations.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.1.3 READ\_REGISTER

Calling Sequence:

CALL READ\_REGISTER

Description:

READ\_REGISTER reads and returns the contents of the VDP status register in the accumulator. This value should be stored at VDP\_STATUS\_BYTE in CRAM. The information in this register can only be guaranteed valid during the vertical retrace time.

Return value:

Returns the contents of the VDP status register which has the following form (see VDP manual for further details):

4.1.7 EOS Entry Points

|                 |                |                 |               |
|-----------------|----------------|-----------------|---------------|
| ADD816          | EQU 0FD4DH ;P  | MEM_CNFG0F      | EQU 0FC26H ;A |
| BLK_STRT_PTR    | EQU 0FD0CH ;D  | MEM_SWITCH_PORT | EQU 0FC27H ;A |
| BLOCKS_REQ      | EQU 0FE0CH ;D  | MOD_FILE_COUNT  | EQU 0FD05H ;D |
| BUF_END         | EQU 0FE0AH ;D  | MSNTOLSN        | EQU 0FD4AH ;P |
| BUF_START       | EQU 0FE08H ;D  | NET_RESET_PORT  | EQU 0FC28H ;A |
| BYTES_REQ       | EQU 0FE02H ;D  | NEW_HOLE_SIZE   | EQU 0FE1AH ;D |
| BYTES_TO_GO     | EQU 0FE04H ;D  | NEW_HOLE_START  | EQU 0FE16H ;D |
| CALC_OFFSET     | EQU 0FD32H ;P  | NUM_COLUMNS     | EQU 0FEA0H ;D |
| CLEAR_RAM_SIZE  | EQU 00147H ;A  | NUM_LINES       | EQU 0FE9FH ;D |
| CLEAR_RAM_START | EQU 0FD60H ;D  | JLDCHAR         | EQU 0FE79H ;D |
| COLGRTABLE      | EQU 0FD6CH ;D  | PATRRNGENTBL    | EQU 0FD6AH ;D |
| CONTROLLER_0_PD | EQU 0FC2BH ;A  | PATRRNAMETBL    | EQU 0FD68H ;D |
| CONTROLLER_1_PD | EQU 0FC2CH ;A  | PCB             | EQU 0FEC0H ;A |
| CURRENT_DEV     | EQU 0FD06FH ;D | PERSONAL_DEBOUN | EQU 0FE5AH ;D |
| CURRENT_PCB     | EQU 0FD70H ;D  | PLAY_IT         | EQU 0FD56H ;P |
| CURSOR          | EQU 0FEA5H ;D  | POLLER          | EQU 0FD3EH ;P |
| CUR_BANK        | EQU 0FD6EH ;D  | PORT_COLLECTION | EQU 0FD11H ;P |
| DCB_IMAGE       | EQU 0FD8BH ;D  | PORT_TABLE      | EQU 0FC27H ;A |
| DECLSN          | EQU 0FD44H ;P  | PRINT_BUFFER    | EQU 0FC76H ;D |
| DECMSM          | EQU 0FD47H ;P  | PTRN_NAME_TBL   | EQU 0FEA3H ;D |
| DEFAULT_BT_DEV  | EQU 0FD6FH ;D  | PTR_TO_LST_OF_S | EQU 0FE6EH ;D |
| DEVICE_ID       | EQU 0FD72H ;D  | PTR_TO_S_ON_0   | EQU 0FE70H ;D |
| DIR_BLOCK_NO    | EQU 0FD09H ;D  | PTR_TO_S_ON_1   | EQU 0FE72H ;D |
| EFFECT_OVER     | EQU 0FD5CH ;P  | PTR_TO_S_ON_2   | EQU 0FE74H ;D |
| EDS_DAY         | EQU 0FDE2H ;D  | PTR_TO_S_ON_3   | EQU 0FE76H ;D |
| EDS_MONTH       | EQU 0FDE1H ;D  | PUT_ASCII       | EQU 0FD17H ;P |
| EDS_STACK       | EQU 0FE58H ;D  | PUT_VRAM        | EQU 0FD2CH ;P |
| EDS_YEAR        | EQU 0FDE0H ;D  | PX_TO_PTRN_PDS  | EQU 0FD35H ;P |
| PCB_BUFFER      | EQU 0FDBAH ;D  | QUERY_BUFFER    | EQU 0FDA0H ;D |
| FCB_DATA_ADDR   | EQU 0FDFFH ;D  | READ_REGISTER   | EQU 0FD23H ;P |
| FCB_HEAD_ADDR   | EQU 0FDFDH ;D  | READ_VRAM       | EQU 0FD1CH ;P |
| FILENAME_CMPS   | EQU 0FDDBH ;D  | RETRY_COUNT     | EQU 0FD06H ;D |
| FILE_COUNT      | EQU 0FD04H ;D  | REV_NUM         | EQU 0FD60H ;D |
| FILE_NAME_ADDR  | EQU 0FD73H ;D  | SAVE_CTRL       | EQU 0FE78H ;D |
| FILE_NUMBR      | EQU 0FD07H ;D  | SECTORS_TO_INIT | EQU 0FD86H ;D |
| FILL_VRAM       | EQU 0FD26H ;P  | SECTOR_NO       | EQU 0FD87H ;D |
| FMGR_DIR_ENT    | EQU 0FDE3H ;D  | SCUNDPRT        | EQU 0FC2FH ;A |
| FNUM            | EQU 0FE01H ;D  | SOUNDS          | EQU 0FD59H ;P |
| FOUND_AVAIL_ENT | EQU 0FDDBH ;D  | SOUND_INIT      | EQU 0FD50H ;P |
| GET_VRAM        | EQU 0FD2FH ;P  | SPIN_SWO_CT     | EQU 0FE58H ;D |
| INIT_TABLE      | EQU 0FD29H ;P  | SPIN_SWI_CT     | EQU 0FE59H ;D |
| INT_VCTR_TBL    | EQU 0FBFFH ;A  | SPRITEATTRTBL   | EQU 0FD64H ;D |
| KEYBOARD_BUFFER | EQU 0FD75H ;D  | SPRITEGENTBL    | EQU 0FD66H ;D |
| LINEBUFFER      | EQU 0FE7EH ;D  | START_BLOCK     | EQU 0FE12H ;D |
| LOAD_ASCII      | EQU 0FD38H ;P  | STROBE_RESET_PD | EQU 0FC2EH ;A |
| MEM_CNFG00      | EQU 0FC17H ;A  | STROBE_SET_PORT | EQU 0FC2DH ;A |
| MEM_CNFG01      | EQU 0FC18H ;A  | SWITCH_MEM      | EQU 0FD14H ;P |
| MEM_CNFG02      | EQU 0FC19H ;A  | SWITCH_TABLE    | EQU 0FC17H ;A |
| MEM_CNFG03      | EQU 0FC1AH ;A  | TEMP_STACK      | EQU 0FE6EH ;D |
| MEM_CNFG04      | EQU 0FC1BH ;A  | TURN_OFF_SOUND  | EQU 0FD53H ;P |
| MEM_CNFG05      | EQU 0FC1CH ;A  | UPDATE_SPINNER  | EQU 0FD41H ;P |
| MEM_CNFG06      | EQU 0FC1DH ;A  | UPPER_LEFT      | EQU 0FEA1H ;D |
| MEM_CNFG07      | EQU 0FC1EH ;A  | USER_BUF        | EQU 0FE06H ;D |
| MEM_CNFG08      | EQU 0FC1FH ;A  | USER_NAME       | EQU 0FE10H ;D |
| MEM_CNFG09      | EQU 0FC20H ;A  | VDP_CTRL_PORT   | EQU 0FC29H ;A |
| MEM_CNFG0A      | EQU 0FC21H ;A  | VDP_DATA_PORT   | EQU 0FC2AH ;A |
| MEM_CNFG0B      | EQU 0FC22H ;A  | VDP_MODE_WORD   | EQU 0FD61H ;D |
| MEM_CNFG0C      | EQU 0FC23H ;A  | VDP_STATUS_BYTE | EQU 0FD63H ;D |
| MEM_CNFG0D      | EQU 0FC24H ;A  | VECTOR_08H      | EQU 0FBFFH ;A |
| MEM_CNFG0E      | EQU 0FC25H ;A  | VECTOR_10H      | EQU 0FC02H ;A |
|                 |                | VECTOR_18H      | EQU 0FC05H ;A |
|                 |                | VECTOR_20H      | EQU 0FC08H ;A |
|                 |                | VECTOR_28H      | EQU 0FC0BH ;A |

| Bit 7     | Bit 6        | Bit 5       | Bits 4..0        |
|-----------|--------------|-------------|------------------|
| Interrupt | Fifth Sprite | Coincidence | Fifth Sprite No. |

Figure 3-2

VDP Status Register

Side Effects:

This routine has no effect at all in the processor memory or register space. However, a status read has a significant side effect to the VDP.

It acts as an interrupt acknowledge operation, i.e., it clears the interrupt flag and enables further generation of interrupts.

This side effect must be treated with care for two reasons. First of all, as is pointed out in the VDP manual, asynchronous reads may cause the interrupt flag in the status register to be reset before it is detected; this may cause problems in systems that expect to perform synchronization using the interrupt flag.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

The second reason concerns interrupts which halt the execution of routines while they are accessing VRAM. In order to re-enable interrupts, a service routine must read the status register. However, to prevent the NMI from re-interrupting the service routine, the user should avoid reading the status register until all of its work is done. A defer interrupt routine, DEF\_INT, has been developed to assist the user in handling this situation. Refer to ColecoVision Bulletin No. 0010 for additional information.

1

2

3

3.1.4 WRITE\_REGISTER

4

5

Calling Sequence:

6

7

LD B, REGISTER

8

LD C, VALUE

9

CALL WRITE\_REGISTER

10

11

Description:

12

13

WRITE\_REGISTER takes VALUE and writes it to the VDP register numbered REGISTER.

14

15

16

17

18

19

20

21

WRITE\_REGISTER also maintains two bytes in CRAM starting at address VDP\_MODE\_WORD. The first is intended to duplicate the current contents of VDP Register 0, and the second to duplicate Register 1. When writing to a register using WRITE\_REGISTER, the appropriate half of VDP\_MODE\_WORD is updated.

22

23

24

25

26

1

2

Parameters:

3

4

REGISTER

This is the VDP register number  
(0 - 7) to be written.

5

6

7

VALUE

This is the value to be written to  
REGISTER.

8

9

10

Side Effects:

11

12

- Destroys the AF register pair.

13

14

15

16

17

18

19

20

21

22

23

24

25

26

1

2

3

3.1.5 FILL\_VRAM

4

5

Calling Sequence:

6

7

LD HL, ADDRESS

8

LD DE, COUNT

9

LD A, VALUE

10

CALL FILL\_VRAM

11

12

Description:

13

14

FILL\_VRAM writes COUNT copies of VALUE to VRAM starting at ADDRESS.

15

16

17

Parameters:

18

19

ADDRESS

VRAM address to start fill operation.

20

21

22

COUNT

Number of bytes to fill.

23

24

25

26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

VALUE 8-bit value to fill with.

Side Effects:

- Destroys AF and DE.
- Cancels all previously initiated VRAM operations.

Calls to other OS routines:

- READ\_REGISTER (Ref. Sec. 3.1.3)



1

2

Side Effects:

3

4

- Destroys AF, BC and HL.

5

6

Calls to other OS routines:

7

8

- WRITE\_REGISTER

9

- INIT\_TABLE

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

1

2

3.2 Table Level

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

The VDP requires various table areas within VRAM to operate. These tables are interrelated, each controlling its own aspect of the graphics generation process. The table level software provides routines which will read or write VRAM with respect to these table areas. The routines also provide the capability of reading and writing entire tables entries or sections of these entries up to and including the whole table. This level also has special functions which were found helpful.

The major difference between the table level and the chip driver level is that the applications programmer is no longer required to manipulate VRAM addresses on the table level. Instead, each of the VRAM tables is assigned a number or table code as listed in Table 3-1.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

| Table Name              | Code |
|-------------------------|------|
| Sprite attribute table  | 0    |
| Sprite generator table  | 1    |
| Pattern name table      | 2    |
| Pattern generator table | 3    |
| Pattern color table     | 4    |

Table 3-1  
VRAM Table Code

When an applications program needs to operate on a table, only a table code needs to be passed to the applicable table processing the routine.

Furthermore, in graphics mode 1 and graphics mode 2, which are supported by the OS graphics software, the tables have more or less fixed shapes. The entry numbers and bytes per entry for each of the five tables, as well as their boundaries, is given in Table 3-2.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

| TABLE CODE | MODE(S) | ENTRIES | BYTES/ENTRY | HEX EQUIVALENTS |
|------------|---------|---------|-------------|-----------------|
| 0          | 1 & 2   | 32      | 4           | 80H             |
| 1          | 1 & 2   | 256     | 8           | 800H            |
| 2          | 1 & 2   | 768     | 1           | 400H            |
| 3          | 1       | 256     | 8           | 800H            |
| 3          | 2       | 768     | 8           | 800H            |
| 4          | 1       | 32      | 1           | 40H             |
| 4          | 2       | 768     | 8           | 2000H           |

Table 3-2  
Table Entries and Boundaries

The table management software takes advantage of this regularity by letting application programs address table entries as integral entities. Let us take, for example, the task of getting the 14th sprite attribute entry from VRAM. In terms of the chip driver software, the task appears as follows:

- Get sprite attribute table address.
- Calculate offset into table (14 \* table row length).
- Add offset to address.
- Read one table entry (4 bytes) from VRAM at off set + attribute table address.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

On the other hand, when using the table level software, the task is now reduced to the following:

- Give offset into table (14).
- Give table code.
- Give item count (1).
- Call GET\_VRAM (places the desired bytes at a user-defined area).

In a video program that requires accessing the sprite attribute table frequently (for example, an action-oriented game), the table level method constitutes a significant savings in cartridge code.

Software in the table level may be further subdivided into three groups of routines as follows:

- Table Managers
- Table-oriented Graphics Routines
- Sprite Reordering Software

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.1 Table Managers

There are three routines in this group: INIT\_TABLE, GET\_VRAM and PUT\_VRAM. As the names imply, they deal with table initialization, getting data from tables and placing data into tables, respectively.

Table initialization is a very simple operation which involves assigning a base address to a table. The base addresses are "saved" for later use by GET\_VRAM and PUT\_VRAM for address calculations and remain fixed until they are reinitialized. GET\_VRAM and PUT\_VRAM both take a table code, an entry number, as well as an element count and a buffer address in CRAM as parameters when they perform their respective transfers of information between CRAM and VRAM.

1  
2  
3 3.2.1.1 INIT\_TABLE  
4

5 Calling Sequence:

6  
7 LD A, TABLE\_CODE  
8 LD HL, ADDRESS  
9 CALL INIT\_TABLE  
10

11 Description:

12  
13 INIT\_TABLE takes a table code and a VRAM address at  
14 which that table is to reside, and initializes the VDP  
15 base address register for the given table. It also  
16 stores the unconverted form of the address in an array  
17 called VRAM\_ADDR\_TABLE for later use in address  
18 arithmetic. This address is stored at  
19 VRAM\_ADDR\_TABLE [TABLE\_CODE].  
20

21 INIT\_TABLE makes use of the current graphics mode in  
22 determining the actual value written to the base address  
23 register in some cases. It determines the graphics mode  
24  
25  
26

1 by looking at the VDP\_MODE\_WORD. Thus, it is imperative  
2 that the graphics mode be set up using WRITE\_REGISTER  
3 before INIT\_TABLE.

4  
5 Parameters:

6  
7 TABLE\_CODE Number of the table to be  
8 initialized. TABLE\_CODE must be  
9 one of the legal table codes  
10 defined in ~~4~~Table 3-1~~7~~.

11  
12 ADDRESS Intended VRAM address of table.  
13 Each table has its own boundary  
14 defined by the table base address  
15 in the VDP control register. The  
16 user should refer to Table 3-2 for  
17 the proper table boundary.

18  
19 Side Effects:

20  
21 - Destroys AF, BC, HL, IX and IY.  
22  
23  
24  
25  
26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

Calls to other OS routines:

- REG\_WRITE

1

2

3

3.2.1.2 GET\_VRAM

4

5

Calling Sequence:

6

7

LD A, TABLE\_CODE

8

LD DE, START\_INDEX

9

LD HL, DATA

10

LD IY, COUNT

11

CALL GET\_VRAM

12

13

Description:

14

15

GET\_VRAM reads into the CRAM buffer DATA, COUNT entries from the table specified by TABLE\_CODE, which starts at the table entry number START\_INDEX.

16

17

18

19

GET\_VRAM uses the VDP\_MODE\_WORD and VRAM\_ADDR\_TABLE to calculate VRAM addresses and byte counts. It is imperative, before calling GET\_VRAM, that the graphics mode be initialized using WRITE\_REGISTER, and that the table being accessed be initialized using INIT\_TABLE.

20

21

22

23

24

25

26

1 Parameters:

2

3

TABLE\_CODE

VRAM table code (Table 3-1) to be read.

4

5

6

START\_INDEX

START\_INDEX is a two-byte number that indicates the starting entry of the table.

7

8

9

10

11

12

13

14

15

16

17

18

19

The range of START\_INDEX is table dependent. However, no boundary checking is done; therefore, if an index is given that is outside the range of the table, but still a legal VRAM address, the specified number of "entries" will be extracted from that location in VRAM.

20

21

22

23

24

25

26

Both the pattern generator and the color tables in graphics mode 2 are 768 entries long and they are

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

segmented into three sections corresponding to the three sections of the display. When addressing these tables, the high order byte (D) of the two-byte START\_INDEX value is a "segment specifier" ( $0 \leq D \leq 2$ ), while the low order byte (E) specifies the index of the entry in that segment.

In the case of the sprite generator table, please note that COUNT refers to 8-byte shape for entries whether one is using size 0 or size 1 sprites.

DATA

Starting address of a CRAM data buffer to receive data from VRAM.

COUNT

Number of entries to be read from the VRAM table.

1  
2 The restrictions on COUNT are  
3 again table dependent. In other  
4 words, it should always be the  
5 case that  $START\_INDEX + COUNT \leq$   
6 Table Size.

7 Side Effects:

- 8  
9 - Destroys AF, BC, DE, HL, IX and IY.  
10 - This routine uses the local storage area SAVED\_COUNT  
11 and is therefore not re-entrant.  
12

13 Calls to other OS routines:

- 14  
15 - READ\_VRAM  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.1.3 PUT\_VRAM

Calling Sequence:

```
LD    A, TABLE_CODE
LD    DE, START_INDEX
LD    HL, DATA
LD    IY, COUNT
CALL  PUT_VRAM
```

Description:

PUT\_VRAM writes from the buffer DATA, COUNT entries to the table specified by TABLE\_CODE, which starts at the table entry number START\_INDEX.

PUT\_VRAM uses the VDP\_MODE\_WORD and VRAM\_ADDR\_TABLE to calculate VRAM address and byte counts. It is imperative that the graphics mode be set up using WRITE\_REGISTER and the table being accessed be initialized using INIT\_TABLE before PUT\_VRAM is called.



|    |   |                                       |
|----|---|---------------------------------------|
| 1  |   |                                       |
| 2  | DATA  | Starting address of a data buffer     |
| 3  |   | where data to be written to VRAM      |
| 4  |   | resides.                              |
| 5  | COUNT   | Number of entries to be put to the    |
| 6  |   | VRAM table.                           |
| 7  |   |                                       |
| 8  |   | The restrictions on COUNT are         |
| 9  |   | again table dependent. In other       |
| 10 |   | words, it should always be the        |
| 11 |   | case that $START\_INDEX + COUNT \leq$ |
| 12 |   | Table Size.                           |
| 13 |   |                                       |
| 14 | Side Effects:                                 |                                       |
| 15 |   |                                       |
| 16 | - Destroys AF, BC, DE, HL, IX and IY.         |                                       |
| 17 | - Uses local storage locations, SAVE_TEMP and |                                       |
| 18 | SAVED_COUNT.                                  |                                       |
| 19 |   |                                       |
| 20 | Calls to other OS routines:                   |                                       |
| 21 |   |                                       |
| 22 | - WRITE_VRAM                                  |                                       |
| 23 |   |                                       |
| 24 |   |                                       |
| 25 |   |                                       |
| 26 |   |                                       |

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

### 3.2.2 Table-Oriented Graphics Routines

A number of routines are included in the table level graphics software that perform useful operations on generators. Each of these takes a table code, a source index from that table, a destination index in the same table, and the number of entries to be processed. The routines work in read-modify-write mode, that is, they pull the generators out of the table one at a time, process them and put them back. They use a CRAM buffer for their scratch area. This buffer is allocated by the applications programmer and accessible only through the pointer at `WORK_BUFFER` in cartridge ROM.

With one exception, the routines in this package always process generators one at a time, and write them to the destination block in the same order in which they are extracted from the source block. This has important implications for their use with size 1 sprites.

When the sprite size is 1, the hardware accesses four generators at the index found in a sprite's attribute

1 table entry and displays them so that they appear on the  
2 screen as shown in Figure 3-3.  
3

4 Sprite Screen Location \*

|                    |                    |
|--------------------|--------------------|
| 5 first generator  | 6 third generator  |
| 7 second generator | 8 fourth generator |

9 Figure 3-3  
10 Sprite Size 1 Orientation

11  
12 Thus, OS routines operating on the individual generators  
13 for a size 1 sprite will not be sufficient to orient the  
14 entire object. The four generators that make up the  
15 sprite will have to be permuted as well. The  
16 applications program will have to include a small  
17 routine that performs the required permutation in tandem  
18 with the OS call.

19  
20 The following operations are available in the table-  
21 oriented graphics package:  
22  
23  
24  
25  
26

- 1 - Reflection about the vertical axis
- 2 - Reflection about the horizontal axis
- 3 - 90-degree rotation
- 4 - Enlargement by a factor of two
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.2.1 REFLECT\_VERTICAL

Calling Sequence:

```
LD    A, TABLE_CODE
LD    DE, SOURCE
LD    HL, DESTINATION
LD    BC, COUNT
CALL  REFLECT_VERTICAL
```

Description:

REFLECT\_VERTICAL takes each generator in a block of COUNT generators following SOURCE in the table indicated by TABLE\_CODE and modifies it in such a way that the new generator thus created will appear to be a reflection about the vertical screen axis of the old. The created generators are put back into a block of COUNT generators following DESTINATION in the same table.

The user must provide the permutation for size 1 sprite generators as diagrammed in Figure 3-4 below:

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Block indicated by sprite name:•




Figure 3-4  
REFLECT\_VERTICAL Size 1 Sprite Permutation

If TABLE\_CODE is 3 (indicating the pattern generator table) and graphics mode 2 is used, REFLECT\_VERTICAL also copies the color table entries for each generator it processes. Thus, when it is complete, the two-color table blocks indexed by SOURCE and DESTINATION will be identical. This means that the color scheme for the reflected generators will be the same as that for the originals.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Parameters:

TABLE\_CODE VRAM table code (Ref. Table 3-1)  
to be operated upon.

SOURCE SOURCE is the two-byte index of  
the first entry in the specified  
table to be operated on.

For table operations of sprite  
generator or pattern generator in  
graphics mode 1, SOURCE should be  
in the range  $0 \leq \text{SOURCE} \leq 255$ .  
For pattern generators in mode 2,  
it should be in the range  $0 \leq$   
 $\text{SOURCE} \leq 767$ . In either case, if  
a value of SOURCE supplied is  
outside the table's range but  
still is a legal VRAM address, the  
specified number of "entries" will  
be read and modified from the VRAM  
location (table location) + 8 \*

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

SOURCE. For the proper table entries and table boundary, refer to Table 3-2.

Sprite size has no effect on the range of SOURCE.

DESTINATION (HL) DESTINATION indexes the place where REFLECT\_VERTICAL will start putting generators back into VRAM after modifying them.

The same restrictions apply to the value of DESTINATION as to the value of SOURCE. They are both intended to be indices into the same generator table.

COUNT (BC) A two-bytes count of the number of entries to be processed sequentially after SOURCE.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

The legal value for COUNT is dependent on the size of the table being operated on and the values of SOURCE and DESTINATION. In general, both of the following statements should be true:

COUNT + SOURCE <= (table size)

COUNT + DESTINATION <= (table size)

Side Effects:

- Destroys AF, AF', BC, DE, DE', HL, HL', IX and IY.
- Uses the first 16 bytes of the data area pointed to by WORK\_BUFFER.

Calls to other OS routines:

- GET\_VRAM
- PUT\_VRAM

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.2.2 REFLECT\_HORIZONTAL

Calling Sequence:

```
LD    A, TABLE_CODE
LD    DE, SOURCE
LD    HL, DESTINATION
LD    BC, COUNT
CALL  REFLECT_HORIZONTAL
```

Description:

REFLECT\_HORIZONTAL takes each generator in a block of COUNT generators following SOURCE in the table indicated by TABLE\_CODE and modifies it in such a way that the new generator created will appear to be a reflection about the horizontal screen axis of the old. The created generators are placed back into a block of COUNT generators following DESTINATION in the same table.

The user has to provide the permutation for size 1 sprite generators as diagrammed in Figure 3-5.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Block indicated by sprite name:




Figure 3-5  
REFLECT\_HORIZONTAL Size 1 Sprite Permutation

If TABLE\_CODE is 3 (indicating the pattern generator table) and the graphics mode is 2, REFLECT\_HORIZONTAL also performs the identical reflection on the corresponding color table entry for each generator it processes. This means that the reflected generators will be colored in a way that is consistent with their unreflected counterparts. When in mode 1, the color table is untouched.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Parameters:

TABLE\_CODE VRAM table code (Ref. Table 3-1)  
to be operated upon.

SOURCE SOURCE is the two-byte index of  
the first entry in the specified  
table to be operated on.

For table operations on sprite  
generator or pattern generator in  
graphics mode 1, SOURCE should be  
in the range  $0 \leq \text{SOURCE} \leq 255$ .  
For pattern generators in mode 2,  
it should be in the range  $0 \leq$   
 $\text{SOURCE} \leq 767$ . In either case, if  
a value of SOURCE is supplied and  
is outside the table's range but  
still a legal VRAM address, the  
specified number of "entries" will  
be read and modified from the VRAM  
location (table location) +  $8 *$   
SOURCE. For the proper table  
entries and table boundary, refer  
to Table 3-2.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Sprite size has no effect on the range of SOURCE.

DESTINATION

DESTINATION indexes the place where REFLECT\_VERTICAL will start putting generators back into VRAM after modification.

The same restrictions apply to the value of DESTINATION as to the value of SOURCE. They are both intended to be indices into the same generator table.

COUNT

A two-byte count of the number of entries to be processed sequentially after SOURCE.

A legal value for count depends on the size of the table being operated on and the values of SOURCE and DESTINATION. In

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

general, both of the following  
statements should be true:

COUNT + SOURCE <= (table size)  
COUNT + DESTINATION <= (table  
size)

Side Effects:

- Destroys AF, AF', BC, DE, DE', HL, HL', IX and IY.
- Uses the first 16 bytes of the data area pointed to by  
WORK\_BUFFER.

Calls to other OS routines:

- GET\_VRAM
- PUT\_VRAM

1

2

3

### 3.2.2.3 ROTATE\_90

4

5

Calling Sequence:

6

7

LD A, TABLE\_CODE

8

LD DE, SOURCE

9

LD HL, DESTINATION

10

LD BC, COUNT

11

CALL ROTATE\_90

12

13

Description:

14

15

ROTATE\_90 takes each generator in a block of COUNT generators following SOURCE in the table indicated by TABLE\_CODE and modifies it in such a way that the new generator thus created will appear to be a 90-degree clockwise rotation of the old. The created generators are put back into a block of COUNT generators following DESTINATION in the same table.

16

17

18

19

20

21

22

23

The user must provide the permutation for size 1 sprite generators as diagrammed in Figure 3-6 below:

24

25

26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Block indicated by sprite name:




Figure 3-6  
ROTATE\_90 Size 1 Sprite Permutation

This routine should be used with great care when applied to pattern generators in mode 2. In this mode, the VDP allows arbitrary color combinations along vertical lines while it is still limited to two colors along a given 8-pixel horizontal line. The problem is that if the user attempts to rotate a figure that has more than two colors on a vertical line, ROTATE\_90 will exhibit color problems after rotation. There is no way around this problem except to keep any generators that are intended for rotation simple. If the TABLE\_CODE is 3 (pattern

1 generator table) and the mode is 2, ROTATE\_90 will copy  
2 the corresponding color table entries indexed by SOURCE  
3 to the block indexed by DESTINATION.  
4

5  
6 Parameters:

7  
8 TABLE\_CODE VRAM table code (Ref. Table 3-1)  
9 to be operated upon.

10  
11 SOURCE SOURCE is the two-byte index of  
12 the first entry in the specified  
13 table to be operated on.  
14

15 For table operations of sprite  
16 generator or pattern generator in  
17 graphics mode 1, SOURCE should be  
18 in the range  $0 \leq \text{SOURCE} \leq 255$ .  
19 For pattern generators in mode 2,  
20 it should be in the range  $0 \leq$   
21  $\text{SOURCE} \leq 767$ . In either case, if  
22 a value of SOURCE is supplied and  
23 is outside the table's range but  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

still is a legal VRAM address, the specified number of "entries" will be read and modified from the VRAM location (table location), + 8 \* SOURCE. For the proper table entries and table boundary, refer to Table 3-2.

Sprite size has no effect on the range of SOURCE.

DESTINATION

DESTINATION indexes the place where REFLECT\_VERTICAL will start putting generators back into VRAM after modifying them.

The same restrictions apply to the value of DESTINATION as to the value of SOURCE. They are both intended to be indices into the same generator table.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

COUNT

A two-byte count of the number of entries to be processed sequentially after SOURCE.

The legal value for count is dependent on the size of the table being operated on and the values of SOURCE and DESTINATION. In general, both of the following statements should be true:

COUNT + SOURCE <= (table size)  
COUNT + DESTINATION <= (table size)

Side Effects:

- Destroys AF, AF', BC, DE, DE', HL, HL' IX and IY.
- Uses the first 16 bytes of the data area pointed to by WORK\_BUFFER.

1

2

Calls to other OS routines:

3

- GET\_VRAM

4

- PUT\_VRAM

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.2.4 ENLARGE

Calling Sequence:

```
LD    A, TABLE_CODE
LD    DE, SOURCE
LD    HL, DESTINATION
LD    BC, COUNT
CALL  ENLARGE
```

Description:

ENLARGE takes each generator in a block of COUNT generators following SOURCE in the table indicated by TABLE\_CODE and from it creates four generators as shown below in Figure 3-7.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

|                  |                  |
|------------------|------------------|
| first generator  | third generator  |
| second generator | fourth generator |

Figure 3-7  
ENLARGE Generators Layout

The enlarged object will appear to be a double-sized version of the original. The created generators are put back into a block of 4 \* COUNT generators following DESTINATION in the same table.

Note that since the ordering of the expanded generators is the same as that for the four generators needed to produce a size 1 sprite, ENLARGE lends itself well to use with sprites as long as the programmer is willing to dedicate four times as many sprites to the expanded object as to the original.

If TABLE\_CODE is 3 (indicating the pattern generator table) and the graphics mode is 2, ENLARGE makes four

1 copies of the color table entry for each source  
2 generator and places them in the color table so that  
3 they correspond to the four destination generators.  
4 This should mean that the color scheme for the enlarged  
5 object will be the same as that of the original. If the  
6 mode is 1, the color table is untouched.  
7

8 Parameters:

9  
10 TABLE\_CODE VRAM table code (Ref. Table 3-1)  
11 to be operated upon.  
12

13 SOURCE SOURCE is the two-byte index of  
14 the first entry in the specified  
15 table to be operated on.  
16

17  
18 For table operations on a sprite  
19 generator or a pattern generator  
20 in graphics mode 1, SOURCE should  
21 be in the range  $0 \leq \text{SOURCE} \leq$   
22 255. For pattern generators in  
23 mode 2, it should be in the range  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

0 <= SOURCE <= 767. In either case, if a value of SOURCE is supplied and is outside the table's range but still a legal VRAM address, the specified number of "entries" will be read and modified from the VRAM location (table location) + 8 \* SOURCE. For the proper table entries and table boundary, refer to Table 3-2.

Sprite size has no effect on the range of SOURCE.

DESTINATION

DESTINATION indexes the place where ENLARGE will start placing generators back into VRAM after modifying them.

The same restrictions apply to the value of DESTINATION as to the

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

COUNT

value of SOURCE. They are both intended to be indices into the same generator table.

A two-byte count of the number of entries to be processed sequentially after SOURCE.

The most important factor limiting the size of COUNT in the case of the ENLARGE routine is that ENLARGE actually produces four generators for every generator that it reads.

The legal value for count depends on the size of the table being operated on and the values of SOURCE and DESTINATION. Both of the following statements should be true:

1

COUNT + SOURCE <= (table size)

2

DESTINATION + 4 \* COUNT <=

3

(table size)

4

5

Side Effects:

6

7

- Destroys AF, AF', BC, DE, DE', HL, HL', IX and IY.

8

- Uses the first 40 bytes of the data area pointed to by

9

WORK\_BUFFER.

10

11

Calls to other OS routines:

12

13

- GET\_VRAM

14

- PUT\_VRAM

15

16

17

18

19

20

21

22

23

24

25

26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

### 3.2.3 Sprite Reordering Software

Probably the most significant hardware limitation of the VDP is the so-called "fifth sprite problem." This problem arises when more than four sprites occur on a single horizontal scan line. Because the chip only has four registers for dealing with the lower order sprites, the sprites with the higher sprite attribute indices cannot be generated on that scan line and therefore disappear.

One solution to this problem is to use a reordering scheme on the offending sprites which involves swapping the priorities of the sprite that is being blanked out with that of one of the higher order sprites in the group on successive video fields. The result is that while the sprites that are being reordered tend to flicker in the area of overlap, they are still quite visible. The degree of flicker depends on many factors including the color of the sprites in question and the background color and complexity.

1           The OS supports this solution by allowing the  
2           application to adjust the order of sprite attribute  
3           entries with minimum effort.

4  
5           Two tables are used in implementing the sprite  
6           reordering feature. The first of these is simply a  
7           local CRAM version of the VRAM sprite attribute table.  
8           It must be allocated by the application program and made  
9           accessible to the OS by placing a pointer to it at the  
10          predetermined cartridge ROM location LOCAL\_SPR\_TBL.  
11          This local sprite attribute table need only contain the  
12          active sprite entries needed by the application and  
13          therefore may be shorter than the 128 bytes required for  
14          the VRAM version. The other table is called the sprite  
15          order table. It is also allocated by the application  
16          program through a pointer, SPRITE\_ORDER, located in  
17          cartridge ROM. The sprite order table should contain  
18          one byte for each entry in the local sprite attribute  
19          table, and the bytes should take on values in the range  
20           $0 \leq b \leq 31$ .

21  
22          When the flag MUX\_SPRITES is false (0), PUT\_VRAM writes  
23          sprite attribute entries directly to VRAM. However,  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

when this flag becomes true (1), they are written instead to the local sprite attribute table. Then, a routine called WR\_SPR\_NM\_TBL will map the local sprite attribute entries to VRAM according to the sprite order table.

An example of the relationship between the three tables may be illustrated as follows:

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26




Figure 3-8  
 Sprite Reordering Table Mapping

The advantage of this method lies in the fact that it takes a lot less work to reorder the bytes in the sprite order table than it does to move around the entries in the VRAM or CRAM sprite attribute tables.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.3.1 INIT\_SPR\_ORDER

Calling Sequence:

```
LD    A, SPRITE_COUNT
CALL  INIT_SPR_ORDER
```

Description:

INIT\_SPR\_ORDER looks at the pointer SPRITE\_ORDER in low cartridge ROM which should contain the address of a free area SPRITE\_COUNT bytes long in CRAM. It sets this area up as a sprite order table by initializing it with zero through SPRITE\_COUNT - 1.

Parameters:

|              |  |
|--------------|--|
| SPRITE_COUNT | The length of the sprite order table, which would be the same as the intended number of entries in the local sprite attribute table. |
|--------------|--|

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

This number must always be in the  
range  $1 \leq \text{SPRITE\_COUNT} \leq 32$ .

Side Effects:

- Destroys AF, BC, and HL.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.2.3.2 WR\_SPR\_NM\_TBL

Calling Sequence:

```
LD    A, COUNT
CALL  WR_SPR_NM_TBL
```

Description:

WR\_SPR\_NM\_TBL writes COUNT entries from the local sprite attribute table, which it accesses through the pointer LOCAL\_SPR\_TBL in low cartridge ROM, to the VRAM sprite attribute table. The transfer is mapped through the sprite order table which it accesses through the pointer SPRITE\_ORDER in low cartridge ROM.

Parameters:

COUNT                      This is the number of sprite attribute entries to be written to VRAM.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

COUNT should not be larger than  
the initialized length of the  
sprite order table.

Side Effects:

- Destroys AF, BC, DE, HL, IX and IY.
- Cancels any previously established VDP operations.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

### 3.3 Object Level

The object level software constitutes the top level of the graphics generation software, which appears to the user as a collection of screen objects with well-defined shape, color scheme, and location at any given moment. The software supports four distinct object types, each of which has its own capabilities and limitations. Once objects are defined, however, the rules for manipulating them are fairly type-independent. In fact, only one routine (PUTOBJ), is used to display objects of all types.

Brief descriptions are given in the following sections in regard to object types, object data structures and two user-accessible routines (ACTIVATE, PUTOBJ). For further information, refer to Appendix B.

#### 3.3.1 Object Types

There are four different types of objects defined by the OS. A brief description for each type is given below.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.3.1.1 Semi-Mobile

Semi-mobile objects are rectangular arrays of pattern blocks which are always aligned on pattern boundaries. Their animation capability is limited. In most cases they are used to set up background pattern graphics.

3.3.1.2 Mobile

The size of a mobile object is fixed in two-by-two pattern blocks. They belong to the pattern plane but can be moved from pixel to pixel in X,Y directions like a sprite superimposed on the background. However, the speed of mobile objects are too slow when compared to the sprites.

3.3.1.3 Sprite

Sprite objects are composed of an individual sprite.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

#### 3.3.1.4 Complex

Complex objects are collections of other "component" objects which may be of any type including other complex objects.

#### 3.3.2 Object Data Structure

Each of the above mentioned objects has its definition in cartridge ROM. This high-level definition links together several different data areas which specify all aspects of an object. The data structure is described in detail in Appendix B.

##### 3.3.2.1 Graphics Data Area

This data area is located in cartridge ROM. Pattern and color generators for semi-mobile, mobile and sprite objects and frame data for all objects are located in the graphics data area. The data structure within each graphics area depends on the type of object with which it is associated. If, however, two or more objects of the same type are graphically identical, they may share

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

the same graphics area. This will reduce the amount of graphics data that needs to be stored in cartridge ROM.

#### 3.3.2.2 Status Area

Each object will have its own status area in CRAM. The game program uses this area to manipulate the object. It does this by altering the location within status which determines which frame is to be displayed as well as the locations which define the position of the object on the display. The graphics routine, PUTOBJ, when called, will access the object's status area and place the object accordingly.

#### 3.3.2.3 OLD\_SCREEN

Mobile and semi-mobile objects appear in the pattern plane. They are displayed by altering some of the names in the pattern name table. The original names represent a background which is "underneath" the object. When the object moves or is removed from the pattern plane, the original names must be restored to the name table.

1 Before placing a semi-mobile or mobile object on the  
2 display, PUTOBJ will restore any previously saved names  
3 and also save the names which constitute the background  
4 underneath the new location of the object. Sprite and  
5 complex objects do not need OLD\_SCREEN areas.  
6

7 3.3.3 ACTIVATE  
8

9 Calling Sequence:  
10

11 LD HL, OBJ\_DEF

12 SCF

13 CALL ACTIVATE  
14

15 or  
16

17 LD HL, OBJ\_DEF

18 OR A

19 CALL ACTIVATE  
20  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Description:

The primary purpose of this routine is to move the pattern and color generators from the graphics data area into the pattern and color generator tables in VRAM. Each object must be "activated" before it can be displayed. ACTIVATE also initializes the first byte in an object's OLD\_SCREEN data area with the value 80H. PUTOBJ tests this location before restoring the background names to the name table. If the value 80H is found, it is an indication that there are no background names to restore.

Parameters:

OBJ\_DEF High level definition of an object. See Appendix B for further details.

SCF Carry flag should be set if user wishes to load the generators specified for this object.



1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1. PUT\_SEMI

Semi-mobile objects are placed on the display by writing the generator names specified by one of the object's frames into the pattern name table in VRAM. The pattern and color generators which are needed to create the frame must already be in their respective generator tables.

2. PUT\_MOBILE

Mobile objects are displayed by producing a new set of pattern and color generators which depict the frame to be displayed on the background. These new generators are then moved to the locations in the VRAM pattern and color generator tables which are reserved for the object; the names of the new generators are then written into the pattern name ta

3. PUT\_SPRITE0

PUT\_SPRITE0 handles the display of size 0 sprite objects.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

4. PUT\_SPRITE1

PUT\_SPRITE1 handles the display of size 1 sprite objects.

5. PUT\_COMPLEX

PUT\_COMPLEX calls PUTOBJ for each of its component objects.

Parameters:

OBJ\_DEF

High level definition of an object. See Appendix B for further details.

BCKGND\_SELECT

Used with mobile objects or complex objects with a mobile-type component. Can be ignored otherwise. For methods of selecting background colors in a mobile object. Refer to Appendix B for additional information.