

SECTION III  
GRAPHICS GENERATION SOFTWARE

The graphics generation process is structured on three levels of software. A typical application will use routines from all three levels. These are the chip driver level, the table level and the object level. Figure 3-1 shows the program flow, software structure and its relationship with the outside world.

3.1 Chip Driver Level

The graphics hardware consists of the VDP and 16K VRAM. The VDP has eight write-only control registers and one read-only status register. The chip driver level software interfaces with the VDP registers and VRAM through the VDP. For detailed configuration of the registers, refer to the TMS 9928A VDP Data Manual.

The chip driver level software consists of six subroutines:

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1           READ\_VRAM, WRITE\_VRAM, READ\_REGISTER, WRITE\_REGISTER,  
2           FILL\_VRAM and MODE\_1. The first five routines allow  
3           programs to access the VDP registers and transfer  
4           information to and from VRAM blocks. The sixth routine,  
5           MODE\_1, initializes the VDP into a standard  
6           configuration.

7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26




Figure 3-1  
OS Graphics Software/VDP Interface

1  
2 3.1.1. READ\_VRAM

3  
4 Calling Sequence:

5  
6 LD HL, BUFFER  
7 LD DE, SRCE  
8 LD BC, COUNT  
9 CALL READ\_VRAM

10  
11 Description:

12 READ\_VRAM reads COUNT bytes from VRAM starting at SRCE  
13 and puts them in BUFFER.  
14

15  
16 Parameters:

17  
18 BUFFER This is the starting address of a  
19 CRAM buffer which is to receive  
20 the data read from VRAM.

21  
22 SRCE VRAM starting address to be read  
23 from.  
24  
25  
26

1                   COUNT                   Number of bytes to be read from  
2   VRAM.

3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Side Effects:

- Destroys AF, BC, DE and HL.
- Cancels any previously initiated VDP operations.

1  
2 3.1.2 WRITE\_VRAM

3  
4 Calling Sequence:

5  
6 LD HL, BUFFER  
7 LD DE, DEST  
8 LD BC, COUNT  
9 CALL WRITE\_VRAM

10  
11 Description:

12  
13 WRITE\_VRAM takes COUNT bytes from BUFFER and sends them  
14 through the VDP to VRAM. The starting address in VRAM  
15 for the write operation is given as DEST.

16  
17 Parameters:

18  
19 BUFFER This is the starting address of a  
20 buffer where data to be sent to  
21 the VDP is located.  
22  
23  
24  
25  
26



1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

3.1.3 READ\_REGISTER

Calling Sequence:

CALL READ\_REGISTER

Description:

READ\_REGISTER reads and returns the contents of the VDP status register in the accumulator. This value should be stored at VDP\_STATUS\_BYTE in CRAM. The information in this register can only be guaranteed valid during the vertical retrace time.

Return value:

Returns the contents of the VDP status register which has the following form (see VDP manual for further details):

Bit 7	Bit 6	Bit 5	Bits 4..0
Interrupt	Fifth Sprite	Coincidence	Fifth Sprite No.

Figure 3-2

VDP Status Register

Side Effects:

This routine has no effect at all in the processor memory or register space. However, a status read has a significant side effect to the VDP.

It acts as an interrupt acknowledge operation, i.e., it clears the interrupt flag and enables further generation of interrupts.

This side effect must be treated with care for two reasons. First of all, as is pointed out in the VDP manual, asynchronous reads may cause the interrupt flag in the status register to be reset before it is detected; this may cause problems in systems that expect to perform synchronization using the interrupt flag.

1                   The second reason concerns interrupts which halt the  
2                   execution of routines while they are accessing VRAM. In  
3                   order to re-enable interrupts, a service routine must  
4                   read the status register. However, to prevent the NMI  
5                   from re-interrupting the service routine, the user  
6                   should avoid reading the status register until all of  
7                   its work is done. A defer interrupt routine, DEF\_INT,  
8                   has been developed to assist the user in handling this  
9                   situation. Refer to ColecoVision Bulletin No. 0010 for  
10                   additional information.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3 3.1.4 WRITE\_REGISTER  
4

5 Calling Sequence:

6  
7 LD B, REGISTER  
8 LD C, VALUE  
9 CALL WRITE\_REGISTER

10 Description:

11  
12 WRITE\_REGISTER takes VALUE and writes it to the VDP  
13 register numbered REGISTER.  
14

15  
16 WRITE\_REGISTER also maintains two bytes in CRAM starting  
17 at address VDP\_MODE\_WORD. The first is intended to  
18 duplicate the current contents of VDP Register 0, and  
19 the second to duplicate Register 1. When writing to a  
20 register using WRITE\_REGISTER, the appropriate half of  
21 VDP\_MODE\_WORD is updated.  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Parameters:

REGISTER                      This is the VDP register number  
                                  (0 - 7) to be written.

VALUE                         This is the value to be written to  
                                  REGISTER.

Side Effects:

- Destroys the AF register pair.

1  
2  
3 3.1.5 FILL\_VRAM  
4

5 Calling Sequence:

6  
7 LD HL, ADDRESS  
8 LD DE, COUNT  
9 LD A, VALUE  
10 CALL FILL\_VRAM  
11

12 Description:

13  
14 FILL\_VRAM writes COUNT copies of VALUE to VRAM starting  
15 at ADDRESS.

16 Parameters:

17  
18 ADDRESS VRAM address to start fill  
19 operation.  
20

21 COUNT Number of bytes to fill.  
22  
23  
24  
25  
26

1                    VALUE                    8-bit value to fill with.

2

3

Side Effects:

4

5

- Destroys AF and DE.

6

- Cancels all previously initiated VRAM operations.

7

8

Calls to other OS routines:

9

10

- READ REGISTER (Ref. Sec. 3.1.3)

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

1  
2  
3 3.1.6 MODE\_1

4  
5 Calling Sequence:

6  
7 CALL MODE\_1

8  
9 Description:

10 MODE\_1 sets the VDP to graphics mode 1 and sprite size  
11 0. It also uses the INIT\_TABLE routine to define the  
12 VRAM table addresses as follows:  
13

14	- Sprite Generator Table	- 3800H
15	- Patter Color Table	- 2000H
16	- Sprite Attribute Table	- 1B00H
17	- Pattern Name Table	- 1800H
18	- Pattern Generator Table	- 0000H

19 When MODE\_1 returns, the screen is blanked and the  
20 backdrop plane color is set to black.  
21  
22  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Side Effects:

- Destroys AF, BC and HL.

Calls to other OS routines:

- WRITE\_REGISTER

- INIT\_TABLE

1  
2 3.2 Table Level  
3

4 The VDP requires various table areas within VRAM to  
5 operate. These tables are interrelated, each  
6 controlling its own aspect of the graphics generation  
7 process. The table level software provides routines  
8 which will read or write VRAM with respect to these  
9 table areas. The routines also provide the capability  
10 of reading and writing entire tables entries or sections  
11 of these entries up to and including the whole table.  
12 This level also has special functions which were found  
13 helpful.  
14

15 The major difference between the table level and the  
16 chip driver level is that the applications programmer is  
17 no longer required to manipulate VRAM addresses on the  
18 table level. Instead, each of the VRAM tables is  
19 assigned a number or table code as listed in Table 3-1.  
20  
21  
22  
23  
24  
25  
26

Table Name	Code
Sprite attribute table	0
Sprite generator table	1
Pattern name table	2
Pattern generator table	3
Pattern color table	4

Table 3-1

VRAM Table Code

When an applications program needs to operate on a table, only a table code needs to be passed to the applicable table processing the routine.

Furthermore, in graphics mode 1 and graphics mode 2, which are supported by the OS graphics software, the tables have more or less fixed shapes. The entry numbers and bytes per entry for each of the five tables, as well as their boundaries, is given in Table 3-2.

TABLE CODE	MODE(S)	ENTRIES	BYTES/ ENTRY	HEX EQUIVALENTS
0	1 & 2	32	4	80H
1	1 & 2	256	8	800H
2	1 & 2	768	1	400H
3	1	256	8	800H
3	2	768	8	800H
4	1	32	1	40H
4	2	768	8	2000H

Table 3-2  
Table Entries and Boundaries

The table management software takes advantage of this regularity by letting application programs address table entries as integral entities. Let us take, for example, the task of getting the 14th sprite attribute entry from VRAM. In terms of the chip driver software, the task appears as follows:

- Get sprite attribute table address.
- Calculate offset into table (14 \* table row length).
- Add offset to address.
- Read one table entry (4 bytes) from VRAM at off set + attribute table address.

1                   On the other hand, when using the table level software,  
2                   the task is now reduced to the following:

- 3
- 4                   - Give offset into table (14).
  - 5                   - Give table code.
  - 6                   - Give item count (1).
  - 7                   - Call GET\_VRAM (places the desired bytes at a  
8                   user-defined area).
- 9

10                   In a video program that requires accessing the sprite  
11                   attribute table frequently (for example, an action-  
12                   oriented game), the table level method constitutes a  
13                   significant savings in cartridge code.

14

15                   Software in the table level may be further subdivided  
16                   into three groups of routines as follows:

- 17
- 18                   - Table Managers
  - 19                   - Table-oriented Graphics Routines
  - 20                   - Sprite Reordering Software
- 21
- 22
- 23
- 24
- 25
- 26

1 3.2.1 Table Managers  
2

3 There are three routines in this group: INIT\_TABLE,  
4 GET\_VRAM and PUT\_VRAM. As the names imply, they deal  
5 with table initialization, getting data from tables and  
6 placing data into tables, respectively.  
7

8 Table initialization is a very simple operation which  
9 involves assigning a base address to a table. The base  
10 addresses are "saved" for later use by GET\_VRAM and  
11 PUT\_VRAM for address calculations and remain fixed until  
12 they are reinitialized. GET\_VRAM and PUT\_VRAM both take  
13 a table code, an entry number, as well as an element  
14 count and a buffer address in CRAM as parameters when  
15 they perform their respective transfers of information  
16 between CRAM and VRAM.  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

1  
2  
3 3.2.1.1 INIT\_TABLE  
4

5 Calling Sequence:

6 LD A, TABLE\_CODE  
7 LD HL, ADDRESS  
8 CALL INIT\_TABLE  
9

10 Description:

11  
12 INIT\_TABLE takes a table code and a VRAM address at  
13 which that table is to reside, and initializes the VDP  
14 base address register for the given table. It also  
15 stores the unconverted form of the address in an array  
16 called VRAM\_ADDR\_TABLE for later use in address  
17 arithmetic. This address is stored at  
18 VRAM\_ADDR\_TABLE [TABLE\_CODE].  
19

20 INIT\_TABLE makes use of the current graphics mode in  
21 determining the actual value written to the base address  
22 register in some cases. It determines the graphics mode  
23  
24  
25  
26

1 by looking at the VDP\_MODE\_WORD. Thus, it is imperative  
2 that the graphics mode be set up using WRITE\_REGISTER  
3 before INIT\_TABLE.

4  
5 Parameters:

6  
7 TABLE\_CODE Number of the table to be  
8 initialized. TABLE\_CODE must be  
9 one of the legal table codes  
10 defined in (Table 3-1).

11  
12 ADDRESS Intended VRAM address of table.  
13 Each table has its own boundary  
14 defined by the table base address  
15 in the VDP control register. The  
16 user should refer to Table 3-2 for  
17 the proper table boundary.

18  
19 Side Effects:

20  
21 - Destroys AF, BC, HL, IX and IY.  
22  
23  
24  
25  
26

1                   Calls to other OS routines:  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

- REG\_WRITE

1  
2  
3 3.2.1.2 GET\_VRAM  
4  
5

6 Calling Sequence:

7 LD A, TABLE\_CODE  
8 LD DE, START\_INDEX  
9 LD HL, DATA  
10 LD IY, COUNT  
11 CALL GET\_VRAM  
12

13 Description:

14 GET\_VRAM reads into the CRAM buffer DATA, COUNT entries  
15 from the table specified by TABLE\_CODE, which starts at  
16 the table entry number START\_INDEX.  
17

18 GET\_VRAM uses the VDP\_MODE\_WORD and VRAM\_ADDR\_TABLE to  
19 calculate VRAM addresses and byte counts. It is  
20 imperative, before calling GET\_VRAM, that the graphics  
21 mode be initialized using WRITE\_REGISTER, and that the  
22 table being accessed be initialized using INIT\_TABLE.  
23  
24  
25  
26

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Parameters:

TABLE\_CODE

VRAM table code (Table 3-1) to be read.

START\_INDEX

START\_INDEX is a two-byte number that indicates the starting entry of the table.

The range of START\_INDEX is table dependent. However, no boundary checking is done; therefore, if an index is given that is outside the range of the table, but still a legal VRAM address, the specified number of "entries" will be extracted from that location in VRAM.

Both the pattern generator and the color tables in graphics mode 2 are 768 entries long and they are