

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

SECTION IV
INTERRUPT HANDLING AND WRITE DEFERRAL

The 60Hz (50Hz for European version) non-maskable interrupt (NMI) in the ColecoVision system has a wide variety of applications such as providing a fixed time base for the timing software, and a natural debounce interval for the controller interface. However, interrupts can cause problems if not handled properly.

Let us say, for example, that the system is in the midst of a call to PUTOBJ and is, in fact, writing to VRAM when the interrupt occurs. If the interrupt service routine calls for transferring data to another area of VRAM by setting up the VDP address register (auto-increment) to a different value, the pending VRAM operation cannot resume properly after the interrupt is serviced.

The OS contains software which allows graphics operations on the object level to be protected against damage by asynchronous interrupts. It should be stressed that the OS protects ONLY the

1 object level. Routines on the table and chip driver levels could
2 be deferred against interrupt by using the application library
3 routine, DEF_INT, suggested in ColecoVision Bulletin No. 0010
4 (Appendix D).

5
6 In order to implement this protection for graphics operations,
7 the application program must allocate space for a deferral queue.
8 The size of this queue depends on the number of graphics
9 operations that are expected to be performed between NMIs, but
10 usually fifteen entries of three bytes each will prove
11 sufficient. The address of the queue should be passed on to the
12 OS using a routine called INIT_WRITER which also empties the
13 queue and prepares it for operation. Thereafter, whenever the
14 flag byte DEFER_WRITES is set to true (1), calls to PUTOBJ are
15 deferred by placing them on the queue where they may be performed
16 using a single OS call from the interrupt service routine.

17
18 In addition to the buffer in which the queue resides, the
19 deferral routines use several defined storage areas in the course
20 of their operation. These are: QUEUE_SIZE, QUEUE_HEAD,
21 QUEUE_TAIL, HEAD_ADDRESS, TAIL_ADDRESS and BUFFER. They are all
22 related to the state of the queue.
23
24
25
26

1

2

3

4.1 INIT_WRITER

4

5

Calling Sequence:

6

7

LD A, SIZE

8

LD HL, LOCATION

9

CALL INIT_WRITER

10

11

Description:

12

13

INIT_WRITER initializes the queue. It does not, in fact, do anything to the "physical" queue in RAM.

14

15

Instead, it merely sets up its description by setting QUEUE_SIZE to SIZE, HEAD_ADDRESS and TAIL_ADDRESS to the beginning of the buffer and QUEUE_HEAD and QUEUE_TAIL to 0.

16

17

18

19

20

Parameters:

21

22

SIZE

The size in entries of the queue.

23

SIZE should be equal to the amount

24

25

26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

of space allocated for the queue
divided by three. Range for SIZE
is 1 to 255.

LOCATION

The location of CRAM area
allocated for the queue.

Side Effects:

- Destroys AF.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

4.2 WRITER

Calling Sequence:

CALL WRITER

Description:

WRITER performs any deferred PUTOBJ operations that may be on the queue emptying the queue as it goes. WRITER should be called by the interrupt service routine.

WRITER uses a "back door" into the PUTOBJ software without ever making an explicit call to PUTOBJ.

Side Effects:

Destroys AF, BC, DE, HL, IX, IY, BC', DE' and HL'.